For generating for many different names that will let a description in if verilog statement which or call your clock

12 Do's and Don'ts for a Successful Avoid Latch In If Statement Verilog